FPGA Hardware Acceleration of Monte Carlo Simulations for the Ising Model

Francisco Ortega-Zamorano, Marcelo A. Montemurro, Sergio Alejandro Cannas, José M. Jerez, Leonardo Franco. FPGA Hardware Acceleration of Monte Carlo Simulations for the Ising Model. IEEE Trans. Parallel Distrib. Syst., 27(9):2618-2627, 2016. [doi]

Authors

Francisco Ortega-Zamorano

This author has not been identified. Look up 'Francisco Ortega-Zamorano' in Google

Marcelo A. Montemurro

This author has not been identified. Look up 'Marcelo A. Montemurro' in Google

Sergio Alejandro Cannas

This author has not been identified. Look up 'Sergio Alejandro Cannas' in Google

José M. Jerez

This author has not been identified. Look up 'José M. Jerez' in Google

Leonardo Franco

This author has not been identified. Look up 'Leonardo Franco' in Google