Designing energy efficient and hysteresis free negative capacitance FinFET with negative DIBL and 3.5X ION using compact modeling approach - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Girish Pahwa, Tapas Dutta, Amit Agarwal, Yogesh Singh Chauhan. Designing energy efficient and hysteresis free negative capacitance FinFET with negative DIBL and 3.5X ION using compact modeling approach. In nd European Solid-State Circuits Conference, Lausanne, Switzerland, September 12-15, 2016. pages 49-54, IEEE, 2016. [doi]

This author has not been identified. Look up 'Girish Pahwa' in GoogleThis author has not been identified. Look up 'Tapas Dutta' in GoogleThis author has not been identified. Look up 'Amit Agarwal' in GoogleThis author has not been identified. Look up 'Yogesh Singh Chauhan' in Google

runs on WebDSL