A scalable threshold logic synthesis method using ZBDDs

Ashok Kumar Palaniswamy, Spyros Tragoudas. A scalable threshold logic synthesis method using ZBDDs. In Erik Brunvard, Ken Stevens, Joseph R. Cavallaro, Tong Zhang 0002, editors, Great Lakes Symposium on VLSI 2012, GLSVLSI'12, Salt Lake Cit, UT, USA, May 3-4, 2012. pages 307-310, ACM, 2012. [doi]

Authors

Ashok Kumar Palaniswamy

This author has not been identified. Look up 'Ashok Kumar Palaniswamy' in Google

Spyros Tragoudas

This author has not been identified. Look up 'Spyros Tragoudas' in Google