Evaluation on power reduction applying gated clock approaches

Gaetano Palumbo, F. Pappalardo, S. Sannella. Evaluation on power reduction applying gated clock approaches. In ISCAS (4). pages 85-88, 2002. [doi]

Abstract

Abstract is missing.