An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits

Xiaoda Pan, Fan Yang, Xuan Zeng, Yangfeng Su. An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits. In Design, Automation and Test in Europe, DATE 2010, Dresden, Germany, March 8-12, 2010. pages 1673-1676, IEEE, 2010. [doi]

Authors

Xiaoda Pan

This author has not been identified. Look up 'Xiaoda Pan' in Google

Fan Yang

This author has not been identified. Look up 'Fan Yang' in Google

Xuan Zeng

This author has not been identified. Look up 'Xuan Zeng' in Google

Yangfeng Su

This author has not been identified. Look up 'Yangfeng Su' in Google