Preeti Ranjan Panda, Anant Vishnoi, M. Balakrishnan. Enhancing post-silicon processor debug with Incremental Cache state Dumping. In 18th IEEE/IFIP VLSI-SoC 2010, IEEE/IFIP WG 10.5 International Conference on Very Large Scale Integration of System-on-Chip, Madrid, Spain, 27-29 September 2010. pages 55-60, IEEE, 2010. [doi]
Abstract is missing.