Low power sensor node processor architecture

Goran Panic, Thomas Basmer, Klaus Tittelbach-Helmrich, Lukasz Lopacinski. Low power sensor node processor architecture. In 17th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010, Athens, Greece, 12-15 December, 2010. pages 914-917, IEEE, 2010. [doi]

Authors

Goran Panic

This author has not been identified. Look up 'Goran Panic' in Google

Thomas Basmer

This author has not been identified. Look up 'Thomas Basmer' in Google

Klaus Tittelbach-Helmrich

This author has not been identified. Look up 'Klaus Tittelbach-Helmrich' in Google

Lukasz Lopacinski

This author has not been identified. Look up 'Lukasz Lopacinski' in Google