0.25-4 ns 185 MS/s 4-bit pulse-shrinking time-to-digital converter in 130 nm CMOS using a 2-step conversion scheme

Young-Jun Park, Fei Yuan. 0.25-4 ns 185 MS/s 4-bit pulse-shrinking time-to-digital converter in 130 nm CMOS using a 2-step conversion scheme. In IEEE 58th International Midwest Symposium on Circuits and Systems, MWSCAS 2015, Fort Collins, CO, USA, August 2-5, 2015. pages 1-4, IEEE, 2015. [doi]

Authors

Young-Jun Park

This author has not been identified. Look up 'Young-Jun Park' in Google

Fei Yuan

This author has not been identified. Look up 'Fei Yuan' in Google