FABSYN: floorplan-aware bus architecture synthesis

Sudeep Pasricha, Nikil D. Dutt, Elaheh Bozorgzadeh, Mohamed Ben-Romdhane. FABSYN: floorplan-aware bus architecture synthesis. IEEE Trans. VLSI Syst., 14(3):241-253, 2006. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.