Hardware architectures for the H.265/HEVC discrete cosine transform

G. Pastuszak. Hardware architectures for the H.265/HEVC discrete cosine transform. IET Image Processing, 9(6):468-477, 2015. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.