Implementation of write relocatable coherency protocol in multiple processor architectures

Parimal Patel, Venkataramana Reddipalli. Implementation of write relocatable coherency protocol in multiple processor architectures. In C. C. Hung, editor, Proceedings of the ISCA 16th International Conference Computers and Their Applications, March 28-30, 2001, Seattle, Washington, USA. pages 511-516, ISCA, 2001.

Authors

Parimal Patel

This author has not been identified. Look up 'Parimal Patel' in Google

Venkataramana Reddipalli

This author has not been identified. Look up 'Venkataramana Reddipalli' in Google