The following publications are possibly variants of this publication:
- A novel reprogrammable interconnect architecture with decoded RAM storageGuo, R., Nguyen, H., Adi Srinivasan, Nasir, Q., Cai, H., Law, S., Mohsen, A.. IEEE Proceedings of Custom Integrated Circuits Conference, 1994. [doi]
- PRSeg: A Lightweight Patch Rotate MLP Decoder for Semantic SegmentationYizhe Ma, Fangjian Lin, Sitong Wu, Shengwei Tian, Long Yu 0001. tcsv, 33(11):6860-6871, November 2023. [doi]