CHOPPER: A Compiler Infrastructure for Programmable Bit-serial SIMD Processing Using Memory in DRAM

Xiangjun Peng, Yaohua Wang, Ming-Chang Yang. CHOPPER: A Compiler Infrastructure for Programmable Bit-serial SIMD Processing Using Memory in DRAM. In IEEE International Symposium on High-Performance Computer Architecture, HPCA 2023, Montreal, QC, Canada, February 25 - March 1, 2023. pages 1275-1288, IEEE, 2023. [doi]

Authors

Xiangjun Peng

This author has not been identified. Look up 'Xiangjun Peng' in Google

Yaohua Wang

This author has not been identified. Look up 'Yaohua Wang' in Google

Ming-Chang Yang

This author has not been identified. Look up 'Ming-Chang Yang' in Google