A Vhdl-Based Methodology for Design and Verification of Pipeline A/D Converters

Eduardo J. Peralías, Antonio J. Acosta, Adoración Rueda, José L. Huertas. A Vhdl-Based Methodology for Design and Verification of Pipeline A/D Converters. In 2000 Design, Automation and Test in Europe (DATE 2000), 27-30 March 2000, Paris, France. pages 534-538, IEEE Computer Society, 2000. [doi]

Abstract

Abstract is missing.