S-SMART++: A Low-Latency NoC Leveraging Speculative Bypass Requests

Ivan Perez 0004, Enrique Vallejo 0001, Ramón Beivide. S-SMART++: A Low-Latency NoC Leveraging Speculative Bypass Requests. IEEE Transactions on Computers, 70(6):819-832, 2021. [doi]

Authors

Ivan Perez 0004

This author has not been identified. Look up 'Ivan Perez 0004' in Google

Enrique Vallejo 0001

This author has not been identified. Look up 'Enrique Vallejo 0001' in Google

Ramón Beivide

This author has not been identified. Look up 'Ramón Beivide' in Google