Implementation of Sparse Matrix Arithmetic on a DSP Processor

Davorka Petrinovic, Ivan Lukacevic, Davor Petrinovic. Implementation of Sparse Matrix Arithmetic on a DSP Processor. In M. H. Hamza, editor, Signal and Image Processing (SIP 2003), Proceedings of the IASTED International Conference, August 13-15, 2003, Honolulu, HI, USA. pages 93-98, IASTED/ACTA Press, 2003. [doi]

Authors

Davorka Petrinovic

This author has not been identified. Look up 'Davorka Petrinovic' in Google

Ivan Lukacevic

This author has not been identified. Look up 'Ivan Lukacevic' in Google

Davor Petrinovic

This author has not been identified. Look up 'Davor Petrinovic' in Google