Stanislaw J. Piestrak, Fabrice Pedron, Olivier Sentieys. VLSI implementation and complexity comparison of residue generators modulo 3. In 9th European Signal Processing Conference, EUSIPCO 1998, Island of Rhodes, Greece, 8-11 September, 1998. pages 1-4, IEEE, 1998. [doi]
Abstract is missing.