IPA: Floorplan-Aware SystemC Interconnect Performance Modeling and Generation for HLS-based SoCs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Nathaniel Ross Pinckney, Rangharajan Venkatesan, Ben Keller, Brucek Khailany. IPA: Floorplan-Aware SystemC Interconnect Performance Modeling and Generation for HLS-based SoCs. In IEEE/ACM International Conference On Computer Aided Design, ICCAD 2021, Munich, Germany, November 1-4, 2021. pages 1-9, IEEE, 2021. [doi]

This author has not been identified. Look up 'Nathaniel Ross Pinckney' in GoogleThis author has not been identified. Look up 'Rangharajan Venkatesan' in GoogleThis author has not been identified. Look up 'Ben Keller' in GoogleThis author has not been identified. Look up 'Brucek Khailany' in Google

runs on WebDSL