Low-Power Modified Shift-Add Multiplier Design Using Parallel Prefix Adder

Rohan Pinto, Kumara Shama. Low-Power Modified Shift-Add Multiplier Design Using Parallel Prefix Adder. Journal of Circuits, Systems, and Computers, 28(2):1950019, 2019. [doi]

Abstract

Abstract is missing.