Formal hardware verification by integrating HOL and MDG

V. K. Pisini, Sofiène Tahar, Paul Curzon, Otmane Aït Mohamed, Xiaoyu Song. Formal hardware verification by integrating HOL and MDG. In Majid Sarrafzadeh, Prithviraj Banerjee, Kaushik Roy, editors, Proceedings of the 10th ACM Great Lakes Symposium on VLSI 2000, Chicago, Illinois, USA, March 2-4, 2000. pages 23-28, ACM, 2000. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.