Area-latency efficient floating point adder using interleaved alignment and normalization

Senthil Pitchai, Saravanan Pitchai. Area-latency efficient floating point adder using interleaved alignment and normalization. Microprocessors and Microsystems, 99:104842, June 2023. [doi]

Abstract

Abstract is missing.