Procedures for Static Compaction of Test Sequences for Synchronous Sequential Circuits

Irith Pomeranz, Sudhakar M. Reddy. Procedures for Static Compaction of Test Sequences for Synchronous Sequential Circuits. IEEE Transactions on Computers, 49(6):596-607, 2000. [doi]

Authors

Irith Pomeranz

This author has not been identified. Look up 'Irith Pomeranz' in Google

Sudhakar M. Reddy

This author has not been identified. Look up 'Sudhakar M. Reddy' in Google