João Portela, José Monteiro 0001. Power Optimized Viterbi Decoder Implementation through Architectural Transforms. In Proceedings of the 14th Annual Symposium on Integrated Circuits and Systems Design, SBCCI 2001, Pirenopolis, Brazil, September 10-15, 2001. pages 212-219, IEEE Computer Society, 2001. [doi]
No references recorded for this publication.
No citations of this publication recorded.