Implementation and Investigation of an Optimal Full Adder Design for Low Power and Reduced Delay Conditions

K. Praghash, S. Arun Metha, B. Sai Tanuja, K. Preethi, N. P. N. S. Chandana. Implementation and Investigation of an Optimal Full Adder Design for Low Power and Reduced Delay Conditions. Wireless Personal Communications, 126(4):3041-3069, 2022. [doi]

Abstract

Abstract is missing.