FPGA Implementation of MRMN with Step-Size Scaler Adaptive Filter for Impulsive Noise Reduction

Priyank H. Prajapati, Anand D. Darji. FPGA Implementation of MRMN with Step-Size Scaler Adaptive Filter for Impulsive Noise Reduction. CSSP, 39(7):3682-3710, 2020. [doi]

Authors

Priyank H. Prajapati

This author has not been identified. Look up 'Priyank H. Prajapati' in Google

Anand D. Darji

This author has not been identified. Look up 'Anand D. Darji' in Google