Variable Order Verification Use of Logic Representation

P. W. Chandana Prasad, M. Maria Dominic, Ashutosh Kumar Singh. Variable Order Verification Use of Logic Representation. In Tengku M. T. Sembok, Halimah Badioze Zaman, Hsinchun Chen, Shalini R. Urs, Sung-Hyon Myaeng, editors, Digital Libraries: Technology and Management of Indigenous Knowledge for Global Access, 6th International Conference on Asian Digital Libraries, ICADL 2003, Kuala Lumpur, Malaysia, December 8-12, 2003, Proceedings. Volume 2911 of Lecture Notes in Computer Science, pages 689, Springer, 2003. [doi]

Abstract

Abstract is missing.