Fast dynamic simulation of VLSI circuits using reduced order compact macromodel of standard cells

Shivam Priyadarshi, Nikhil Kriplani, Michael B. Steer, T. Robert Harris. Fast dynamic simulation of VLSI circuits using reduced order compact macromodel of standard cells. In Laurence Nagel, Jesse Chen, Ronald S. Vogelsong, editors, 2010 IEEE International Behavioral Modeling and Simulation Conference, BMAS 2010, San Jose, CA, USA, September 23-24, 2010. pages 75-80, IEEE, 2010. [doi]

Authors

Shivam Priyadarshi

This author has not been identified. Look up 'Shivam Priyadarshi' in Google

Nikhil Kriplani

This author has not been identified. Look up 'Nikhil Kriplani' in Google

Michael B. Steer

This author has not been identified. Look up 'Michael B. Steer' in Google

T. Robert Harris

This author has not been identified. Look up 'T. Robert Harris' in Google