Panoptic DVS: A fine-grained dynamic voltage scaling framework for energy scalable CMOS design

Mateja Putic, Liang Di, Benton H. Calhoun, John Lach. Panoptic DVS: A fine-grained dynamic voltage scaling framework for energy scalable CMOS design. In 27th International Conference on Computer Design, ICCD 2009, Lake Tahoe, CA, USA, October 4-7, 2009. pages 491-497, IEEE, 2009. [doi]

Authors

Mateja Putic

This author has not been identified. Look up 'Mateja Putic' in Google

Liang Di

This author has not been identified. Look up 'Liang Di' in Google

Benton H. Calhoun

This author has not been identified. Look up 'Benton H. Calhoun' in Google

John Lach

This author has not been identified. Look up 'John Lach' in Google