Optimized hardware algorithm for integer cube root calculation and its efficient architecture

Rachmad Vidya Wicaksana Putra, Trio Adiono. Optimized hardware algorithm for integer cube root calculation and its efficient architecture. In 2015 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2015, Nusa Dua Bali, Indonesia, November 9-12, 2015. pages 263-267, IEEE, 2015. [doi]

Authors

Rachmad Vidya Wicaksana Putra

This author has not been identified. Look up 'Rachmad Vidya Wicaksana Putra' in Google

Trio Adiono

This author has not been identified. Look up 'Trio Adiono' in Google