Rachmad Vidya Wicaksana Putra, Trio Adiono. Optimized hardware algorithm for integer cube root calculation and its efficient architecture. In 2015 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2015, Nusa Dua Bali, Indonesia, November 9-12, 2015. pages 263-267, IEEE, 2015. [doi]
Abstract is missing.