The following publications are possibly variants of this publication:
- An Efficient VLSI Architecture for Full-Search Variable Block Size Motion Estimation in H.264/AVCSeung-Man Pyen, Kyeong-Yuk Min, Jong-Wha Chong. mmm 2007: 41-50 [doi]
- Hardware-efficient propagate partial sad architecture for variable block size motion estimation in H.264/AVCZhenyu Liu, Yiqing Huang, Yang Song, Satoshi Goto, Takeshi Ikenaga. glvlsi 2007: 160-163 [doi]
- Scalable VLSI Architecture for Variable Block Size Integer Motion Estimation in H.264/AVCYang Song, Zhenyu Liu, Satoshi Goto, Takeshi Ikenaga. ieicet, 89-A(4):979-988, 2006. [doi]
- Parallel Improved HDTV720p Targeted Propagate Partial SAD Architecture for Variable Block Size Motion Estimation in H.264/AVCYiqing Huang, Zhenyu Liu, Yang Song, Satoshi Goto, Takeshi Ikenaga. ieicet, 91-A(4):987-997, 2008. [doi]
- A Fine-Grain Scalable and Low Memory Cost Variable Block Size Motion Estimation Architecture for H.264/AVCZhenyu Liu, Yang Song, Takeshi Ikenaga, Satoshi Goto. ieicet, 89-C(12):1928-1936, 2006. [doi]
- A VLSI Architecture for Variable Block Size Motion Estimation in H.264/AVC with Low Cost Memory OrganizationYang Song, Zhenyu Liu, Takeshi Ikenaga, Satoshi Goto. ieicet, 89-A(12):3594-3601, 2006. [doi]
- Adaptive Search Range Algorithms for Variable Block Size Motion Estimation in H.264/AVCZhenxing Chen, Yang Song, Takeshi Ikenaga, Satoshi Goto. ieicet, 91-A(4):1015-1022, 2008. [doi]