Cache Friendly Parallelization of Neural Encoder-Decoder Models Without Padding on Multi-core Architecture

Yuchen Qiao, Kazuma Hashimoto, Akiko Eriguchi, Haixia Wang, Dongsheng Wang, Yoshimasa Tsuruoka, Kenjiro Taura. Cache Friendly Parallelization of Neural Encoder-Decoder Models Without Padding on Multi-core Architecture. In 2017 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPS Workshops 2017, Orlando / Buena Vista, FL, USA, May 29 - June 2, 2017. pages 437-440, IEEE Computer Society, 2017. [doi]

Authors

Yuchen Qiao

This author has not been identified. Look up 'Yuchen Qiao' in Google

Kazuma Hashimoto

This author has not been identified. Look up 'Kazuma Hashimoto' in Google

Akiko Eriguchi

This author has not been identified. Look up 'Akiko Eriguchi' in Google

Haixia Wang

This author has not been identified. Look up 'Haixia Wang' in Google

Dongsheng Wang

This author has not been identified. Look up 'Dongsheng Wang' in Google

Yoshimasa Tsuruoka

This author has not been identified. Look up 'Yoshimasa Tsuruoka' in Google

Kenjiro Taura

This author has not been identified. Look up 'Kenjiro Taura' in Google