High-Performance Pipelined Architecture for Tree-Based IP Lookup Engine on FPGA

Yun Qu, Viktor K. Prasanna. High-Performance Pipelined Architecture for Tree-Based IP Lookup Engine on FPGA. In 2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, Cambridge, MA, USA, May 20-24, 2013. pages 114-123, IEEE, 2013. [doi]

Authors

Yun Qu

This author has not been identified. Look up 'Yun Qu' in Google

Viktor K. Prasanna

This author has not been identified. Look up 'Viktor K. Prasanna' in Google