A novel reconfigurable architecture of low-power unsigned multiplier for digital signal processing - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Shaolei Quan, Qiang Qiang, Chin-Long Wey. A novel reconfigurable architecture of low-power unsigned multiplier for digital signal processing. In International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan. pages 3327-3330, IEEE, 2005. [doi]

This author has not been identified. Look up 'Shaolei Quan' in GoogleThis author has not been identified. Look up 'Qiang Qiang' in GoogleThis author has not been identified. Look up 'Chin-Long Wey' in Google

runs on WebDSL