Longcheng Que, Yiying Du, Jian Lv, Yadong Jiang. Background calibration techniques for multistage pipelined ADCs with dynamic element matching and pseudorandom noise. In IEEE 10th International Conference on ASIC, ASICON 2013, Shenzhen, China, October 28-31, 2013. pages 1-4, IEEE, 2013. [doi]
No references recorded for this publication.
No citations of this publication recorded.