Model Checking Verilog Descriptions of Cell Libraries

Matthias Raffelsieper, Jan-Willem Roorda, Mohammad Reza Mousavi. Model Checking Verilog Descriptions of Cell Libraries. In Ninth International Conference on Application of Concurrency to System Design, ACSD 2009, Augsburg, Germany, 1-3 July 2009. pages 128-137, IEEE Computer Society, 2009. [doi]

Authors

Matthias Raffelsieper

This author has not been identified. Look up 'Matthias Raffelsieper' in Google

Jan-Willem Roorda

This author has not been identified. Look up 'Jan-Willem Roorda' in Google

Mohammad Reza Mousavi

This author has not been identified. Look up 'Mohammad Reza Mousavi' in Google