An efficient multiplier by pass transistor logic partial product and a modified hybrid full adder for image processing applications

Mahmood Rafiee, Farshad Pesaran, Ayoub Sadeghi, Nabiollah Shiri. An efficient multiplier by pass transistor logic partial product and a modified hybrid full adder for image processing applications. Microelectronics Journal, 118:105287, 2021. [doi]

Authors

Mahmood Rafiee

This author has not been identified. Look up 'Mahmood Rafiee' in Google

Farshad Pesaran

This author has not been identified. Look up 'Farshad Pesaran' in Google

Ayoub Sadeghi

This author has not been identified. Look up 'Ayoub Sadeghi' in Google

Nabiollah Shiri

This author has not been identified. Look up 'Nabiollah Shiri' in Google