Scalable instruction set simulator for thousand-core architectures running on GPGPUs

Shivani Raghav, Martino Ruggiero, David Atienza, Christian Pinto, Andrea Marongiu, Luca Benini. Scalable instruction set simulator for thousand-core architectures running on GPGPUs. In Waleed W. Smari, John P. McIntire, editors, Proceedings of the 2010 International Conference on High Performance Computing & Simulation, HPCS 2010, June 28 - July 2, 2010, Caen, France. pages 459-466, IEEE, 2010. [doi]

Authors

Shivani Raghav

This author has not been identified. Look up 'Shivani Raghav' in Google

Martino Ruggiero

This author has not been identified. Look up 'Martino Ruggiero' in Google

David Atienza

This author has not been identified. Look up 'David Atienza' in Google

Christian Pinto

This author has not been identified. Look up 'Christian Pinto' in Google

Andrea Marongiu

This author has not been identified. Look up 'Andrea Marongiu' in Google

Luca Benini

This author has not been identified. It may be one of the following persons: Look up 'Luca Benini' in Google