FPGA-based systolic deconvolution architecture for upsampling

Alex Noel Joseph Raj, Lianhong Cai, Wei Li, Zhemin Zhuang, Tardi Tjahjadi. FPGA-based systolic deconvolution architecture for upsampling. PeerJ Computer Science, 8, 2022. [doi]

Abstract

Abstract is missing.