An area estimation technique for module generation

Arun Rajanala, Akhilesh Tyagi. An area estimation technique for module generation. In Proceedings of the 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors, ICCD 1990, Cambridge, MA, USA, 17-19 September, 1990. pages 459-462, IEEE, 1990. [doi]

Authors

Arun Rajanala

This author has not been identified. Look up 'Arun Rajanala' in Google

Akhilesh Tyagi

This author has not been identified. Look up 'Akhilesh Tyagi' in Google