Reliable computing with ultra-reduced instruction set co-processors

Aravindkumar Rajendiran, Sundaram Ananthanarayanan, Hiren D. Patel, Mahesh V. Tripunitara, Siddharth Garg. Reliable computing with ultra-reduced instruction set co-processors. In Patrick Groeneveld, Donatella Sciuto, Soha Hassoun, editors, The 49th Annual Design Automation Conference 2012, DAC '12, San Francisco, CA, USA, June 3-7, 2012. pages 697-702, ACM, 2012. [doi]

Authors

Aravindkumar Rajendiran

This author has not been identified. Look up 'Aravindkumar Rajendiran' in Google

Sundaram Ananthanarayanan

This author has not been identified. Look up 'Sundaram Ananthanarayanan' in Google

Hiren D. Patel

This author has not been identified. Look up 'Hiren D. Patel' in Google

Mahesh V. Tripunitara

This author has not been identified. It may be one of the following persons: Look up 'Mahesh V. Tripunitara' in Google

Siddharth Garg

This author has not been identified. Look up 'Siddharth Garg' in Google