Double gate symmetric tunnel FET: investigation and analysis

Sindhu Ramaswamy, M. Jagadesh Kumar. Double gate symmetric tunnel FET: investigation and analysis. IET Circuits, Devices & Systems, 11(4):365-370, 2017. [doi]

Abstract

Abstract is missing.