Design Exploration of SHA-3 ASIP for IoT on a 32-bit RISC-V Processor

Jinli Rao, Tianyong Ao, Shu Xu, Kui Dai, Xuecheng Zou. Design Exploration of SHA-3 ASIP for IoT on a 32-bit RISC-V Processor. IEICE Transactions, 101-D(11):2698-2705, 2018. [doi]

Authors

Jinli Rao

This author has not been identified. Look up 'Jinli Rao' in Google

Tianyong Ao

This author has not been identified. Look up 'Tianyong Ao' in Google

Shu Xu

This author has not been identified. Look up 'Shu Xu' in Google

Kui Dai

This author has not been identified. Look up 'Kui Dai' in Google

Xuecheng Zou

This author has not been identified. Look up 'Xuecheng Zou' in Google