A New Dynamic Circuit Design Technique for High Performance TSC Checker Implementations

A. Rao, Th. Haniotakis, Y. Tsiatouhas, V. Kaky. A New Dynamic Circuit Design Technique for High Performance TSC Checker Implementations. In 10th IEEE International On-Line Testing Symposium (IOLTS 2004), 12-14 July 2004, Funchal, Madeira Island, Portugal. pages 52-57, IEEE Computer Society, 2004. [doi]

Abstract

Abstract is missing.