High performance and low-power finite impulse response filter based on ring topology with modified retiming serial multiplier on FPGA

Bahram Rashidi. High performance and low-power finite impulse response filter based on ring topology with modified retiming serial multiplier on FPGA. IET Signal Processing, 7(8):743-753, 2013. [doi]

Abstract

Abstract is missing.