J. V. R. Ravindra, M. B. Srinivas. Generating reduced order models using subspace iteration for linear RLC circuits in nanometer designs. In Salvatore Coffa, editor, 2nd Internationa ICST Conference on Nano-Networks, Nano-Net 2007, Catania, Italy, September 24-26, 2007. pages 25, ICST/ACM, 2007. [doi]
Abstract is missing.