Thermal analysis and modeling of 3D integrated circuits for test scheduling

Indira Rawat, M. K. Gupta, Virendra Singh. Thermal analysis and modeling of 3D integrated circuits for test scheduling. In 2013 IEEE International 3D Systems Integration Conference (3DIC), San Francisco, CA, USA, October 2-4, 2013. pages 1-5, IEEE, 2013. [doi]

Authors

Indira Rawat

This author has not been identified. Look up 'Indira Rawat' in Google

M. K. Gupta

This author has not been identified. Look up 'M. K. Gupta' in Google

Virendra Singh

This author has not been identified. Look up 'Virendra Singh' in Google