Performance constrained multi-application network on chip core mapping

B. Naresh Kumar Reddy, Dharavath Kishan, B. Veena Vani. Performance constrained multi-application network on chip core mapping. I. J. Speech Technology, 22(4):927-936, 2019. [doi]

Authors

B. Naresh Kumar Reddy

This author has not been identified. Look up 'B. Naresh Kumar Reddy' in Google

Dharavath Kishan

This author has not been identified. Look up 'Dharavath Kishan' in Google

B. Veena Vani

This author has not been identified. Look up 'B. Veena Vani' in Google