Accelerating Sorting Performance on FPGA: Combining Quick Sort and Heap Sort through Hybrid Pipelining

B. Naresh Kumar Reddy, K. Sarangam, Sushmita Dandeliya, S. Pavan Sai Naidu, Naveen Kumar P. Accelerating Sorting Performance on FPGA: Combining Quick Sort and Heap Sort through Hybrid Pipelining. In IEEE International Symposium on Smart Electronic Systems, iSES 2023, Ahmedabad, India, December 18-20, 2023. pages 405-408, IEEE, 2023. [doi]

Abstract

Abstract is missing.