Gursharan Reehal, Mohammed Ismail. Layout-aware high performance interconnects for Network-on-Chip design in deep nanometer technologies. In 6th IEEE International Design and Test Workshop, IDT 2011, Beirut, Lebanon, 11-14 December 2011. pages 58-61, IEEE, 2011. [doi]
Abstract is missing.